## UK Patent Application (19) GB (11) 2 205 667(13) A

(43) Application published 14 Dec 1988

(21) Application No 8713734

(22) Date of filing 12 Jun 1987

(71) Applicant NCR Corporation

(Incorporated in USA-Maryland)

World Headquarters, Dayton, Ohio 45479, United States of America

- (72) inventor Gerardus Johannes Franciscus Vos
- (74) Agent and/or address for service: D Millichap International Patent Department NCR Limited. 206 Marylebone Road, London, NW1 6LY

- (51) INT CL\* G06F 12/14
- (52) Domestic classification (Edition J): U1S 2121 2127 G4A
- (56) Documents cited **GB A 2154344 GB A 2163577** GB A 2182467 EP A 0169913 EP A 0191162 GB A 2122777 WO A 85/03584
- (58) Field of search G4A Selected US specifications from IPC sub-class G06F

## (54) Method of controlling the operation of security modules

(57) In a method of controlling the operation of a security module, wherein firmware controlling the operation of the security module is stored in a program memory 40, new firmware may be loaded into the module. A authentication key is encrypted using a key storage key stored in a resettable shift register 54 in the security module and the encrypted authentication key is stored in a secure memory 36. A firmware authentication value FAV is calculated, using the authentication key externally of the security module, for the new firmware, and the new firmware, together with FAV is loaded into a data memory 38 in the security module. A processor 30 in the security module recalculates the firmware authentication value using the stored authentication key and compares the recalculated value with the loaded value FAV. If a correct comparison is achieved, the new firmware is transferred into the program memory 40. Otherwise a reject status signal is issued and the firmware in the data memory 38 is erased.





Fig.1.






Fig. 3. ROM 32 36 30 MICRO PROCESSOR SECURE MEMORY 35 60--56 38 RANDOM NO. GENERATOR DATA MEMORY .62 PROGRAM MEMORY RESETTABLE SHIFT REGISTER 54 I/O UNIT 52-50 TAMPER DETECTION CIRCUIT




Fig. 8.




Fig.5.






Fig.6.

|       | FIRMWARE F | FAV      |  |
|-------|------------|----------|--|
| BYTES | 12         | n n+1n+4 |  |

Fig. 7.





## Method of Controlling the Operation of Security Modules

This invention relates to a method of controlling the operation of security modules.

Essentially, a security module, which is sometimes referred to as a tamper-resistant module, includes a physically secure housing containing processing means and storage means for storing sensitive data. An attempt to tamper with the security module, for example, an attempt to break open, or drill through, the housing, results in the resetting of the storage means which stores the sensitive data.

Security modules have found application in data processing systems and networks where a high degree of security is important. Such applications include electronic payment systems, electronic funds transfer (EFT) systems, data encryption and decryption, PIN (personal identification number) verification, access control and home banking.

A security module is known from U.S. Patent No. 4,593,384. The known security module includes a ceramic housing which is formed of six parts connected together and which contains a processor and a resettable shift register for storing sensitive data. Each part of the housing is provided with a pair of conductive path portions disposed in superposed layers and having comlementary zig-zag configurations. The conductive path portions on the housing parts are interconnected to form first and second conductive paths. Interruption of either conductive path or a short circuit between the two

paths, resulting from an attempt to break into the housing causes a reset signal generator to provide a reset signal to erase the contents of the resettable shift register. A temperature sensor circuit responsive to the temperature in the housing falling below a predetermined level also causes the reset signal generator to provide a reset signal to reset the resettable shift register. The known security module contains a programmable read-only memory (PROM) which stores the firmware for the security module, that is, the software program to be executed by the processor.

The known security module has the disadvantage of lacking operational flexibility. Thus, since the functionality of the known security module is determined by the firmware stored in the PROM and since PROMs generally are programmed by special PROM programmer devices in an irreversible manner, then once the known security module has been assembled and closed with the PROM enclosed therein, changes to the functionality of the known security module are no longer possible. Such changes are desirable if the system in which the security module is being used requires to be upgraded or enhanced.

It is an object of the present invention to provide a method of controlling the operation of a security module, which enables such modules to have a high degree of operational flexibility.

Therefore, according to the present invention, there is provided a method of controlling the operation of a security module which includes processing means, a program memory adapted to store firmware for controlling the operation of said

security module, input/output means, and a tamperresistant housing adapted to cause the provision of a tamper-indicating signal in response to an attempt to tamper with said housing, including the steps of: entering an authentication key into said security module via said input-output means; storing entered authentication key securely in first storage means in said security module, whereby the stored authentication key becomes unavailable in response to provision of said tamper-indicating signal; computing externally of said security module a first firmware authentication value utilizing the firmware to be loaded and said authentication key; entering, via said input-output means, said firmware and said first firmware authentication value into storage means in said security module; computing in processing means a second authentication value utilizing the firmware stored in said second storage means and said authentication key stored in said first storage means; comparing said first and second authentication values; transferring the firmware stored in said second storage means into program memory in the event of a valid comparison; and providing a reject status signal in the event of an invalid comparison.

It will be appreciated that a method according to the invention allows a security module to have its functionality changed in a trusted manner in a non-secure environment. Thus if a system in which the security module is being used is upgraded or enhanced, the firmware controlling the operation of the security module can be altered in a trusted way in a non-secure environment at the location where the

security module is installed and in use.

A further advantage of a method according to the invention is that a standard security module can be manufactured and shipped to a customer location where desired firmware can be loaded with the security module in a non-secure environment. Thus, a relatively low-cost manufacturing procedure can be achieved.

Furthermore, it will be appreciated that the advantages of the invention are achieved without the use of expensive memory devices such as EPROMs (erasable programmable read-only memories) or EAROMs (electrically alterable read-only memories). It will be appreciated that EPROMs, generally require erasure of stored information before new information can be entered therein, and that such erasure is generally effected using UV light. Thus, an EPROM device could not be reprogrammed once the device had been assembled inside a closed security Although EAROM devices are known, they are expensive and require special, large magnitude voltages to effect reprogramming, which voltages would difficult to generate and/or control within a closed security module.

One embodiment of the present invention will now be described by way of example, with reference to the accompanying drawings, in which:-

Fig. 1 is a perspective view of a security module;

Fig. 2 is an exploded perspective view of the various parts of the housing of the security module shown in Fig. 1;

Fig. 3 is a schematic block diagram of circuitry included within the security module shown in Fig. 1;

Fig. 4 is a schematic block diagram of a tamper detection circuit included in the circuitry shown in Fig. 3;

Fig. 5 is a functional block diagram illustrating how an authentication key is stored and read out;

Fig. 6 is a diagram illustrating the format of firmware to be loaded into the security module;

Fig. 7 is a diagram illustrating an algorithm used for providing a firmware authentication value;

Fig. 8 illustrates apparatus which is used for loading firmware into the security module; and

Fig. 9 is a flowchart illustrating the routine used for loading firmware into the security module.

Referring first to Figs. 1 and 2 of the drawings, there is shown a security module 10 which includes a housing 12 containing electronic circuitry 14, shown schematically in Fig. 2. housing consists of a top plate P1, side plates P2-P5 and a base plate P6. The six plates P1-P6 are preferably formed of a ceramic material since ceramic material is highly resistant to chemical attack. The electronic circuitry 14 is mounted on the base plate P6 and is connected by conductive leads 16 (not shown in Fig. 2) to terminal areas 18 provided on an end portion 20 of the base plate 26. The terminal areas 18 are in contact with respective input/output pins (not shown) in a conventional manner to enable connections to external circuitry to be made by mounting the security module 10 on a printed circuit

board (not shown), or by means of plug and socket type connections.

Each of the six plates has provided thereon a pair of conductive path segments (not shown), the conductive path segments on the respective plates P1-P6 being joined together to form two wire meshes. The wire meshes are connected to tamper detection circuitry for protecting the security module 10 against unauthorized tampering, as will be described in more detail hereinbelow. The precise configuration of the wire meshes is not of importance for the present invention. Examples of possible configurations are disclosed in the aforementioned U.S. Patent No. 4,593,384, and in British Patent Application No. 2 182 176. Moreover, if a lower degree of security is acceptable, a configuration of only one wire mesh could suffice.

Referring now to Fig. 3, there is shown in block diagram form the circuitry 14 included within the housing 12 of the security module 10. The circuitry 14 includes a microprocessor 30 connected via a bus 32 to a ROM (read-only memory) 34. The microprocessor 30 is also connected via a bus 35 to a secure memory 36, a data memory 38, a program memory 40 and an I/O (input-output) unit 42 which is connected via a bus 44 to—the terminal areas 18 (Fig. 1) of the security module 10.

The secure memory 36, data memory 38 and program memory 40 are implemented as RAM (random access memory) devices and may together be formed by one or more commercially available RAM devices, such that the secure memory 36, data memory 38 and program

memory 40 form respective portions of a single address space. The secure memory 36 stores information which is rendered unavailable if the security module 10 is tampered with in an attempt to gain access to information stored therein. The data memory 38 and program memory 40 store data information and program information, respectively.

Further included in the circuitry 14 is a tamper detection circuit 50, connected over a lead 52 to a resettable shift register 54. The shift register 54 is connected to the microprocessor 30 over a lead 56.— A random number generator 58 is connected to the microprocessor 30 over a lead 60 and to the shift register 54 over a lead 62.

Referring now to Fig. 4, the tamper detection circuit 50 includes two wire meshes 70 and 72 disposed on the plates P1-P6 forming the housing 12 as discussed hereinabove. The wire mesh connected to a terminal 74 which is connected to ground, and to a terminal 76 which is connected to a sense circuit 78. The wire mesh 72 is connected to a terminal 80 which is connected to a supply voltage V, and to a terminal 82, which is connected to a sense circuit 84. The sense circuits 78 and 84, and a low temperature sensor 86 are commonly connected to a low voltage detector 88 which has an output connected to the lead 52 (Fig. 3). Briefly, an attempt to penetrate the housing 12 of the security module 10 by drilling into or cracking the housing 12 will result in an interruption of one or both of the wire meshes or a short circuit therebetween. conditions—are detected by the sense circuits—78,84 to produce a low voltage output which causes the low

voltage detector 88 to provide a RESET output signal on the lead 52. Any attempt to cool the security module 10 below a predetermined temperature in an attempt to "freeze" the contents of the resettable shift register 54 will cause the low temperature sensor 86 to provide a low voltage signal which again causes the low voltage detector 88 to provide the RESET signal on the lead 52. The function of the RESET signal is to reset the resettable shift register 54 (Fig. 3).

Referring again to Fig. 3, it should be understood that the program memory 40 stores, in RAM type memory, the firmware (control program) which controls and determines the functional operation of the security module 10.

After the security module 10 has assembled, tested and closed, an initialization operation is performed under the control of initialization routine stored in the ROM 34 (Fig. 3). Referring to Fig. 5, the initialization operation results in the provision by the microprocessor of a signal on the lead 60 to cause the random number generator 58 to generate a 64-bit random number which is entered into the resettable shift register 54 and is referred to hereinafter as a key storage key KSK. Next, in the initialization operation a 64-bitauthentication key KA is applied to the security module 10 via the bus 44 and the input-output unit 42. The authentication key KA is then encrypted using KSK by applying KA and KSK to an EXCLUSIVE-OR gate 90 contained in the microprocessor 30. Alternatively, the EXCLUSIVE-OR function could be implemented in the microprocessor 30 by a software routine contained in

the ROM 34. Furthermore, instead of an EXCLUSIVE-OR encryption operation, for example a full DES (Data Encryption Standard) encryption involving sixteen cycles of the DES encryption operation, or a lesser number of such cycles, e.g. four cycles, could be employed. The encrypted authentication key KA is stored in the secure memory 36.

Having loaded the authentication key KA in encrypted form in the secure memory 36, the initialization operation continues by loading the initial firmware for the security module via the input-output unit 42 into the program memory 40. Also, there is loaded into the program memory 40 an additional load routine which is utilized when it is desired to load new firmware into the program memory.

It will be appreciated that the initialization operation described above is effected in a secure environment, whereby the security of the authentication key KA and the initial firmware can be guaranteed. Subsequently, the security module may be incorporated in data terminal equipment, e.g. EFTPOS equipment, in a field location. If it is desired to upgrade or alter the firmware, so as to enhance or alter the functionality of the security module 10, then it is expensive and time-consuming to ship the security module from the field location to a secure environment.

The present invention provides the capability of loading new firmware into the security module 10 in a trusted manner in the field location.

It will now be assumed that it is desired to load new firmware F into the security module 10. Referring to Fig. 6, there is illustrated new

firmware to be loaded into the security module 10, which firmware consists of n bytes. The new firmware F is divided into m blocks, each of 64 bits, using zeros to pad the final block if necessary. Thus, the new firmware can be arranged as:

$$F = F_1 F_2 \dots F_m$$

where  $F_1$ ,  $F_2$ ,..., $F_m$  each consist of 64 bits. A firmware authentication value FAV, consisting of 4 bytes, is then calculated in accordance with the algorithm shown in Fig. 7.

Referring to Fig. 7, the algorithem is effected in m time periods  $T_1$ ,  $T_2$ ,..., $T_m$ . During time period  $T_1$  , the 64-bit block  $F_1$  is applied as an input  $T_2$ (block 100) to the DEA (Data Encryption Algorithm) block 102, using KA as the DES key. It will be appreciated that the Data Encryption Algorithm (DEA) is a standard algorithm fully described in standard publications such as FIPS (Federal Information Processing Standards) Publication No. 46. The output  $0_1$  block 104, of the DEA calculation is applied to an EXCLUSIVE-OR gating device 106, together with the next 64-bit firmware block F<sub>2</sub> (block 108). During time period  $T_2$  the output of the EXCLUSIVE-OR gating device 106 is applied as the input I, (block 110) a second DEA calculation, block 112, again using the authentication key KA. The procedure continues similar manner until the final 64-bit firmware block  $F_m$  has been utilized (block 114) and a final output  $O_m$ (block 116) has been obtained. The leftmost 32 bits of the final output  $0_m$  are then taken as a firmware authentication value FAV. The FAV is appended to the firmware F to form a further 4 bytes  $n+1, \ldots, n+4$ thereof, as shown in Fig. 6.

It should be understood that the algorithm described above with reference to Fig. 7 is exemplary only, and that alternative algorithms could be used to provide a firmware authentication value FAV.

It should further be understood that the firmware authentication value FAV can be generated using a suitable programmed processor, or by dedicated hardware.

The firmware, together with the authentication value FAV, is stored on a floppy disk, or other storage device.

Referring to Fig. 8, there is schematically apparatus for loading the new firmware into the security module 10. The apparatus includes a personal computer 120 which is provided with a connector board 122 connected by a cable 124 to a connector box 126. The security module 10 is plugged. into the connector box 126. The floppy disc (not shown) containing the new firmware F and associated firmware authentization value FAV is then inserted into a floppy disc receptacle 128 in the personal computer 120. Under program control, personal computer 120 causes the new firmware and the associated FAV to be applied to the security module via the connector board 122, the cable 124 and the connector\_box 126.

Referring to fig. 9, there is shown a flowchart for loading the new firmware. The flowchart starts at box 130. The new firmware, together with the associated FAV, is applied to the security module 10 as discussed with reference to Fig. 8, and entered, via the input-output unit 42 (Fig. 3) into the data memory 38 (Fig. 3). Next,

referring briefly to Fig. 5, the additional load routine stored in the program memory 40 (Fig. 3) causes the key storage key KSK to be applied from the resettable shift register 54, together with the encrypted authentication key KAENCR to be applied to an EXCLUSIVE-OR gating device 92 included in the microprocessor 30. The output of the EXCLUSIVE-OR gating device 92 is the cleartext value of the authentication key KA. Of course, if the EXCLUSIVE-OR gate device 90 is replaced by a more complex encryption device or encryption routine, then the EXCUSIVE-OR gating device 92 will be replaced by a corresponding decryption device or decryption routine.

Returning again to Fig. 9, the additional load. routine next causes the new firmware to be applied to the microprocessor 30 where the algorithm shown in Fig. 7 is performed using the key KA to calculate a firmware authentication value FAV'. The algorithm may be stored in the ROM 34 or in the program memory In box 136 a comparison is made as to whether FAV'=FAV. If the comparison is positive, the firmware is transferred from the data memory 38 to the program memory 40 (box 138), an accept status signal is issued, and the additional load routine ends at box 140. If the comparison is negative then the firmware is rejected (box 142) and the comparison operation provides a reject signal which causes the firmware stored in the data memory 38 to be erased and the additional load routine ends at box 144.

It is noted that in the event of a positive comparison between FAV' and FAV, the new firmware is transferred from the data memory 38 to the program memory 40. It should be understood that such

transfer need not be a physical transfer. Thus, the RAM memory which forms the secure memory 36, the data memory 38 and the program memory 40, stores a firmware allocation block (FAB) which serves as a pointer to indicate the location of the firmware. An appropriate alteration to such firmware allocation block FAB effects the transfer of the new firmware from the data memory 38 to the program memory 40 without a physical movement of the firmware between RAM storage locations.

Thus, the security module 10 has been loaded with new firmware in a trusted manner. It will be appreciated if it is attempted to load into the security module 10 any firmware which has been modified in an unauthorized manner, then a negative comparison between FAV' and FAV will result, and hence the firmware will be rejected. Also, it will be appreciated that the functionality of the security module 10 can be changed by loading the new firmware at a non-secure field location, without the shipment of the module to a special secure facility.

It will be noted that any attempt to tamper with or break into the security module will result in the provision of the RESET signal on the lead 52. Such RESET signal is effective to reset the resettable shift register 54 and hence erase the key storage key KSK. With KSK erased, the authentication key KA, stored in the secure memory 36 as KAENCR becomes unavailable since it cannot be decrypted, and hence the security module 10 can no longer be loaded with new firmware. Thus possible compromise of the security of a system utilizing the security module 10 by unauthorized discovery of the authentication key KA, is prevented.

## CLAIMS

A method of controlling the operation of a security module which includes processing means, program / memory adapted to store firmware for controlling the operation of said security module. input/output means, and a tamper-resistant housing adapted to cause the provision of a tamper-indicating signal in response to an attempt to tamper with said including the steps of: entering authentication key into said security module via said input-output means; storing the entered authentication key securely in first storage means in security module, whereby the authentication key becomes unavailable in response to the provision of said tamper-indicating computing externally of said security module a first firmware authentication value utilizing the firmware to be loaded and said authentication key; entering, via said input-output means, said firmware and said firmware authentication value into second storage means in said security module; computing in processing means a second firmware authentication value utilizing the firmware stored in said second storage means and said authentication key stored in said first storage means; comparing said first and second authentication values; transferring the firmware stored in said second storage means into program memory in the event of a valid comparison; and providing a reject status signal in the event of an invalid comparison.

- 2. A method according to claim 1, wherein said steps of computing said first and second authentication values each include the successive steps of: (a) arranging said firmware in successive blocks; (b) encrypting a first block of said firmware by the Data Encryption Algorithm, using said authentication key; (c) applying the output of step (b) together with a second block of said firmware to EXCLUSIVE-OR gating device; (d) encrypting the EXCLUSIVE-OR output of step (c) by the Encryption Algorithm, using said authentication key; (e) repeating steps (c) and (d) utilizing the outputs of the respective previous steps and successive blocks of said firmware until all blocks thereof have been utilized, to form a final output block; and (f) selecting a portion of said final output block as said firmware authentication value.
- 3. A method according to claim 1, including the step of generating a key storage key and loading said key storage key into third storage means, wherein said step of storing the entered authentication key includes the steps of encrypting said authentication key using said key storage key as an encryption key, and storing the encrypted authentication key in said first storage means.
- 4. A method according to claim 1, wherein said step of encrypting said authentication key includes the step of applying said authentication key and said key storage key to EXCLUSIVE-OR gating means.
- 5. A method according to claim 1, wherein said third

storage means includes a resettable shift register memory adapted to be reset in response to the provision of said tamper-indicating signal, thereby rendering said stored authentication key unavailable.

- 6. A method according to claim 1, including the steps of: providing random access memory means including said program memory and said first and second storage means, and storing a firmware allocation block in said random access memory means to serve as a pointer to indicate the location of said firmware.
- 7. A method according to claim 6, wherein said step of transferring the firmware stored in said second storage means into said program memory includes the step of controlling said firmware allocation block in accordance with the location of said firmware stored in said second storage means.
- 8. A method according to claim 1, including the step of erasing the firmware stored in said second storage means in response to said reject status signal.
- 9. A method of controlling the operation of a security module, substantially as hereinbefore described with reference to the accompanying drawings.